

HT48E06 8-Bit I/O Type MCU (With EEPROM)

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 13 bidirectional I/O lines (max.)
- Interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1024×14 program memory ROM (MTP)
- 128×8 data memory EEPROM
- 64×8 data memory RAM
- Buzzer driving pair and PFD supported


General Description

The HT48E06 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and

- HALT function and wake-up feature reduce power consumption
- Two-level subroutine nesting
- + Up to 0.5 μs instruction cycle with 8MHz system clock at V_DD=5V
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- 10⁶ erase/write cycles EEPROM data memory
- EEPROM data retention > 10 years
- · All instructions in one or two machine cycles
- In system programming (ISP)
- 16-pin SSOP package
- 18-pin DIP/SOP package


wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.






HT48E06

Pin Assignment



Pad Assignment



* The IC substrate should be connected to VSS in the PCB layout artwork.



Pad Description

Pad Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high* Wake-up	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options).
PB0/BZ PB1/BZ PB2~PB7	I/O	Pull-high* PB0 or <u>BZ</u> PB1 or BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with BZ and BZ, respectively. Once PB0 or PB1 is selected as buzzer driving output, the output signals come from an internal PFD generator (shared with timer/event counter).
VSS		_	Negative power supply, ground
PC0/INT PC1/TMR	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS out- put or Schmitt trigger input with pull-high resistor (determined by pull-high options). The external interrupt and timer input are pin-shared with PC0 and PC1, respectively. The external interrupt input is acti- vated on a high to low transition.
RES	Ι	_	Schmitt trigger reset input. Active low.
VDD	_	_	Positive power supply
OSC1 OSC2	। О	Crystal or RC	OSC1and OSC2 are connected to an RC network or Crystal (deter- mined by options) for the internal system clock. In the case of RC oper- ation, OSC2 is the output terminal for 1/4 system clock.

Note: "*" All pull-high resistors are controlled by an option bit.

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions			Turn	Max.	l lmit	
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	wax.	Unit	
V _{DD} Operating Voltage			f _{SYS} =4MHz	2.2		5.5	V	
VDD	Operating Voltage	_	f _{SYS} =8MHz	3.3		5.5	V	
1	On anothing Countrate (On order 1, OCC)	3V	No load, f _{SYS} =4MHz	_	0.6	1.5	mA	
I _{DD1}	Operating Current (Crystal OSC)	5V	NO IOAU, ISYS-4IVINZ	_	2	4	mA	
1		3V		_	0.8	1.5	mA	
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz		2.5	4	mA	
I _{DD3}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =8MHz	_	3	5	mA	
1		3V		_	_	5	μA	
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT	_		10	μA	
1		3V		_	_	1	μA	
I _{STB2}	Standby Current (WDT Disabled)		No load, system HALT	_	_	2	μA	
V _{IL1}	Input Low Voltage for I/O Ports	_		0	_	$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports	_		$0.7V_{DD}$	_	V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_		0	_	$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	_		0.9V _{DD}	_	V _{DD}	V	
V_{LVR}	Low Voltage Reset Voltage	_	LVR enabled	2.7	3.0	3.3	V	
1		3V	V _{OL} =0.1V _{DD}	4	8	_	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA	
1	NO Det Course Current	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA	
I _{ОН}	I/O Port Source Current		V _{OH} =0.9V _{DD}	-5	-10	_	mA	
D	Dull high Desistance	3V		40	60	80	kΩ	
R _{PH}	Pull-high Resistance	5V	_	10	30	50	kΩ	



A.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit	
Symbol	Falaneter		Conditions	IVIIII.	тур.	Wax.	Unit	
f	Sustan Clask (Crustel OSC)	_	2.2V~5.5V	400		4000	kHz	
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£		_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS2}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£		_	2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}	Timer I/P Frequency (TMR)	_	3.3V~5.5V	0	_	4000	kHz	
+	Wetchdor, Occillator, Doriod	3V		45	90	180	μS	
twdtosc	Watchdog Oscillator Period			32	65	130	μs	
t _{WDT1}	Wetchdog Time out Pariod (WDT OSC)	3V	Without W/DT proceeder	11	23	46	ms	
WD11	Watchdog Time-out Period (WDT OSC)	5V	Without WDT prescaler	8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)		Without WDT prescaler	_	1024	_	t _{SYS}	
t _{RES}	External Reset Low Pulse Width			1	_	_	μs	
t _{SST}	System Start-up Timer Period		Wake-up from HALT		1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width			1			μs	



Functional Description

Execution Flow

The HT48E06 system clock is derived from either a crystal or an RC oscillator and is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. This pipelining scheme ensures that instructions are effectively executed in one cycle. If an instruction changes the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.

After accessing a program memory word to fetch an in-


struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading into the PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupt, the PC manages the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mode	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
Skip	PC+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *9~*0: Program counter bits #9~#0: Instruction code bits S9~S0: Stack register bits @7~@0: PCL bits



In System Programming

In system programming allows programming and reprogramming of HT48EXX microcontroller on application circuit board, this will save time and money, both during development in the lab. Using a simple 3-wire interface, the ISP communicates serially with the HT48EXX microcontroller, reprogramming program memory and EEPROM data memory on the chip.


Pin Name	Function	Description
PA0	SDATA	Serial data input/output
PA4	SCLK	Serial clock input
RES	RESET	Device reset
VDD	VDD	Power supply
VSS	VSS	Ground

ISP Pin Assignments

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 1024×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:



-	
Program	Memory

Location 000H

This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the program memory space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2-bits words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

Instruction	Table Location									
instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

P9~P8: Current program counter bits

@7~@0: Table pointer bits

Note: *9~*0: Table location bits



Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.


If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 2 return addresses are stored).

Data Memory – RAM

The data memory has a capacity of 81×8 bits and is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer registers (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will return the result "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP). The control register of the EEPROM data memory is located at [40H] in Bank 1.





Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation on [00H] and [02H] access the RAM pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. Writing indirectly results in no operation. The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 7-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0.7 and MP1.7 are always "1". MP0 can only be applied to data memory in Bank 0, while MP1 can be applied to data memory in Bank 0 and Bank1.



Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ...)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine may corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the INT and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is

Labels	Bits	Function
С	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the high- est-order bit, or vice versa; otherwise OV is cleared.
PDF	4	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by ex- ecuting the "HALT" instruction.
то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

Status Register



Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enable; 0= disable)
	1	EEI	Controls the external interrupt (1= enable; 0= disable)
	2	ETI	Controls the Timer/Event Counter 0 interrupt (1= enable; 0= disable)
INTC	3		Unused bit, read as "0"
(0BH)	4	EIF	External interrupt request flag (1= active; 0= inactive)
	5	TF	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)
	6		Unused bit, read as "0"
	7		Unused bit, read as "0"

INTC Register

active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of the INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter interrupt bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 2 oscillator circuits in the microcontroller.



All of them are designed for system clocks, namely, external RC oscillator and external Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If a Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to obtain a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode and the sys-



tem clock is stopped, the oscillator still works within a period of $65\mu s$ at 5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65µs at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 16.6ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2, 1, 0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.2s at 5V. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by an external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio					
0	0	0	1:1					
0	0	1	1:2					
0	1	0	1:4					
0	1	1	1:8					
1	0	0	1:16					
1	0	1	1:32					
1	1	0	1:64					
1	1	1	1:128					




The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the PC and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction includes "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times is equal to two). these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others remain in their original status.



Watchdog Timer



The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 (system clock period) to resume to normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation


The time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for unchanged


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or the system awakes from the HALT state.





Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable an SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.

PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer, SP	Points to the top of the stack



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
Program Counter	000H	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	111	111	111	111	uuu
PBC	111	111	111	111	uuu
PC	11	11	11	11	uu
PCC	11	11	11	11	uu
EECR	1000	1000	1000	1000	uuuu

The registers status is summarized in the following table.

Note: "*" stands for "warm reset" "u" stands for "unchanged" "x" stands for "unknown"

Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock.

Using an external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. Using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signals by using external or internal clock and the PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are two registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing to TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means that the clock source comes from an exter-

nal (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{\rm INT}$ clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the $f_{\rm INT}$ clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of the INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bit is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient



edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of the TMRC) should be set to "1". In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a "0" to ETI can disable the corresponding interrupt services.


In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also

reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

Bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate PFD signals for buzzer driving.

Label (TMRC)	Bits	Function
PSC0~PSC2	0~2	Defines the prescaler stages, PSC2, PSC1, PSC0= $000: f_{INT}=f_{SYS}/2$ $001: f_{INT}=f_{SYS}/4$ $010: f_{INT}=f_{SYS}/8$ $011: f_{INT}=f_{SYS}/16$ $100: f_{INT}=f_{SYS}/32$ $101: f_{INT}=f_{SYS}/64$ $110: f_{INT}=f_{SYS}/128$ $111: f_{INT}=f_{SYS}/256$
TE	3	Defines the TMR active edge of the timer/event counter 0 (0=active on low to high; 1=active on high to low)
TON	4	Enable or disable timer 0 counting (0=disable; 1=enable)
	5	Unused bit, read as "0"
TM0 TM1	6 7	Defines the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC Register



Timer/Event Counter



Input/Output Ports

There are 13 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H], [16H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 17H.

After a chip reset, these input/output lines remain at high levels or in a floating state (depending on the pull-high options). Each bit of these input/output latches can be

set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 6-bit of port C and 5-bit of port B are not physically implemented; on reading them a "0" is returned whereas writing then results in no operation. See Application note.

There is a pull-high option available for all I/O lines (bit option). Once the pull-high option of an I/O line is selected, the I/O line has a pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.


The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by the Timer/Event Counter 0 overflow signal. The input mode always remain in its original functions. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by the PB0 data register only.

PB0 I/O	I	I	I	I	0	0	0	0	0	0
PB1 I/O	I	0	0	0	I	I	I	0	0	0
PB0/PB1 Mode	х	С	В	В	С	В	В	С	В	В
PB0 Data	х	х	0	I	D	0	I	D ₀	0	I
PB1 Data	x	D	x	x	x	x	x	D ₁	x	x
PB0 Pad Status	I	I	I	I	D	0	В	D ₀	0	В
PB1 Pad Status	I	D	0	В	I	I	I	D ₁	0	В

The I/O functions of PB0/PB1 are shown below.

Note: "I" input, "O" output, "D, D₀, D₁" data, "B" buzzer option, BZ or BZ, "x" don't care "C" CMOS output





Input/Output Ports

The PC0 and PC1 are pin-shared with INT and TMR pins respectively.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


Low Voltage Reset – LVR

The HT48E06 contains a low voltage reset circuit inorder to monitor the supply voltage of the device. If the supply voltage drops to within a range of 0.9V~V_{LVR}, such as might occur when changing the battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- Within the low voltage range $(0.9V \sim V_{LVR})$, the device remains in their original state until exceeding 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and does not perform a reset function.
- The LVR uses the "OR" function with the external $$\overline{\mathsf{RES}}$$ signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.




- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Low voltage has to be maintained for over 1ms, after that 1ms delay the device enters the reset mode.

EEPROM Data Memory

The 128×8 bits EEPROM data memory is readable and writable during normal operation. It is indirectly addressed through the control register EECR ([40H] in Bank 1). The EECR can be read and written to only by indirect addressing mode using MP1.

Label (EECR)	Bits	Function
_	0~3	Unused bit, read as "0"
CS	4	EEPROM data memory select
SK	5	Serial clock input to EEPROM data memory
DI	6	Serial data input to EEPROM data memory
DO	7	Serial data output from EEPROM data memory



EEPROM Data Memory Block Diagram




Ta=25°C

The EEPROM data memory is accessed via a three-wire serial communication interface by writing to EECR. It is arranged into 128 words by 8 bits. The EEPROM data memory contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. These instructions are all made up of 10 bits data: 1 start bit, 2 op-code bits and 7 address bits.

By writing CS, SK and DI, these instructions can be given to the EEPROM. These serial instruction data presented at the DI will be written into the EEPROM data memory at the rising edge of SK. During the READ cycle, DO acts as the data output and during the WRITE or ERASE cycle, DO indicates the BUSY/READY status. When the DO is active for read data or as a BUSY/ READY indicator the CS pin must be high; otherwise DO will be in a high state. For successful instructions, CS must be low after the instruction is sent. After power on, the device is by default in the EWDS state. An EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

The following are the functional descriptions and timing diagrams of all seven instructions.



EECR A.C. Characteristics

Symbol	Parameter	V _{CC} =5	V±10%	V _{CC} =2.2	Unit	
Symbol	raidilietei	Min.	Max.	Min.	Max.	Unit
f _{SK}	Clock Frequency	0	2	0	1	MHz
t _{SKH}	SK High Time	250		500		ns
t _{SKL}	SK Low Time	250		500		ns
t _{CSS}	CS Setup Time	50		100		ns
t _{CSH}	CS Hold Time	0		0		ns
t _{CDS}	CS Deselect Time	250	_	250		ns
t _{DIS}	DI Setup Time	100		200		ns
t _{DIH}	DI Hold Time	100		200		ns
t _{PD1}	DO Delay to "1"	_	250	_	500	ns
t _{PD0}	DO Delay to "0"	_	250	_	500	ns
t _{SV}	Status Valid Time		250		250	ns
t _{HZ}	DO Disable Time	100		200		ns
t _{PR}	Write Cycle Time Per Word		2		5	ms



READ

The READ instruction will stream out data at a specified address on the DO. The data on DO changes during the low-to-high edge of SK. The 8 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to Low.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power on and power off state the device automatically enters the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or an EWDS instruction is given. No data can be written into the EEPROM data memory in the programming disabled state. By so doing, the internal memory data can be protected.

ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

WRITE


The WRITE instruction writes data into the EEPROM data memory at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

ERAL

The ERAL instruction erases the entire 128×8 memory cells to a logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instruction can be executed.

WRAL


The WRAL instruction writes data into the entire 128×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by a falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over the DO will return to high and further instruction can be executed.




EECR Control Timing Diagrams




• EWEN/EWDS




• WRITE



• ERASE




• ERAL





• WRAL



EEPROM Data Memory Instruction Set Summary

Instruction	Comments	Start bit	Op Code	Address	Data
READ	Read data	1	10	A6~A0	D7~D0
ERASE	Erase data	1	11	A6~A0	_
WRITE	Write data	1	01	A6~A0	D7~D0
EWEN	Erase/Write Enable	1	00	11XXXXX	
EWDS	Erase/Write Disable	1	00	00XXXXX	
ERAL	Erase All	1	00	10XXXXX	
WRAL	Write All	1	00	01XXXXX	D7~D0

Note: "X" stands for "don't care"


Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure having a properly functioning system.

Items	Options		
1	WDT clock source: WDTOSC or $f_{SYS}/4$ or disable		
2	WDT function: enable or disable		
3	LVR function: enable or disable		
4	CLRWDT instruction: one or two clear WDT instruction(s)		
5	System oscillator: RC or crystal		
6	Pull-high resistors (PA~PC): none or pull-high		
7	BZ function: enable or disable		
8	PA0~PA7 wake-up: enable or disable		



Application Circuits



The following table shows the C1, C2 and R1 values according to different crystal values.

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator (3 pins)	0pF	12kΩ
4MHz Resonator (2 pins)	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator (2 pins)	25pF	10kΩ
2MHz Crystal & Resonator (2 pins)	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ORM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & E			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		1 ⁽¹⁾	NL.
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

	Add data		nd commente	the easy	mulatar	
ADC A,[m] Description	The conte	ents of the	nd carry to specified on spthe resu	data mem	ory, accum	
Operation	$ACC \leftarrow A$.CC+[m]+0	2			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	\checkmark		\checkmark	\checkmark
ADCM A,[m]	Add the a	ccumulato	or and carry	/ to data r	nemory	
Description			specified on specified on specified of the result of the r			
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	\checkmark
ADD A,[m]	Add data	memorv to	o the accur	nulator		
Description	The conte		specified of		ory and the	e accum
Operation	$ACC \leftarrow A$	CC+[m]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	то —	PDF	OV √	Z √	AC √	C √
ADD A,x				\checkmark		
ADD A,x Description	Add imme	ediate data	V	√ cumulator	\checkmark	V
	Add imme	ediate data ents of the tor.	to the acc	√ cumulator	\checkmark	V
Description	Add imme The conte accumula	ediate data ents of the tor.	to the acc	√ cumulator	\checkmark	V
Description Operation	Add imme The conte accumula	ediate data ents of the tor.	to the acc	√ cumulator	\checkmark	V
Description Operation	Add imme The conte accumula ACC ← A	ediate data ents of the tor. .CC+x	√ a to the acc accumulate	√ cumulator or and the	√ specified o	√ data are
Description Operation	Add imme The conte accumula ACC ← A TO 	ediate data ents of the tor. .CC+x PDF	√ a to the acc accumulate	√ cumulator pr and the Z √	√ specified o AC √	√ data are C
Description Operation Affected flag(s)	Add imme The conte accumula ACC ← A TO Add the a The conte	ediate data ents of the tor. .CC+x PDF 	a to the acc accumulate OV or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √
Description Operation Affected flag(s)	Add imme The conte accumula ACC ← A TO Add the a The conte	ediate data ents of the tor. .CC+x PDF 	a to the acc accumulate OV or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √
Description Operation Affected flag(s) ADDM A,[m] Description	Add imme The conte accumula ACC ← A TO Add the a The conte stored in	ediate data ents of the tor. .CC+x PDF 	a to the acc accumulate OV or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √
Description Operation Affected flag(s) ADDM A,[m] Description Operation	Add imme The conte accumula ACC ← A TO Add the a The conte stored in	ediate data ents of the tor. .CC+x PDF 	a to the acc accumulate OV or to the da specified of	√ cumulator pr and the Z √ ta memor	√ specified o AC √ y	√ data are C √



			latar with	data ma		
AND A,[m] Description	Data in the	e accumu	nulator with lator and th is stored in	e specifie	d data mer	nory perfe
Operation	$ACC \leftarrow A$	CC "AND	″ [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	\checkmark	_	_
AND A,x	Logical A	ND imme	diate data	o the acc	umulator	
Description			ilator and t in the acc	•	ed data pe	rform a b
Operation	$ACC \leftarrow A$	CC "AND	″ x			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
ANDM A,[m]	Logical A	ND data n	nemory wit	h the accu	umulator	
Description		•	d data men is stored in		he accumu memory.	lator perfo
Operation	$[m] \leftarrow AC$	C "AND"	[m]			
Affected flag(s)						
			- · ·	-		-
	то	PDF	OV	Z	AC	С
		PDF	OV	∠ √	AC	C
CALL addr	TO — Subroutin		OV		AC	с —
CALL addr Description	Subroutin The instru program o this onto	e call uction unc counter inc the stack.	conditionall	√ y calls a s nce to obt	AC 	located a
	Subroutin The instru program o this onto	e call uction und counter ind the stack. astruction PC+1	conditionall crements o The indica	√ y calls a s nce to obt	subroutine	located a
Description	Subroutin The instru program o this onto with the in Stack ← I	e call uction und counter ind the stack. astruction PC+1	conditionall crements o The indica	√ y calls a s nce to obt	subroutine	located a
Description	Subroutin The instru program o this onto with the in Stack ← I	e call uction und counter ind the stack. astruction PC+1	conditionall crements o The indica	√ y calls a s nce to obt	subroutine	located a
Description	Subroutin The instru program of this onto with the in Stack \leftarrow I PC \leftarrow add	e call uction und counter ind the stack. astruction PC+1 dr	conditionall crements o The indica at this add	√ y calls a s nce to obt ated addre ress.	subroutine ain the add ess is then	located a ress of th loaded.
Description	Subroutin The instru program of this onto with the in Stack \leftarrow I PC \leftarrow add	e call uction unc counter ind the stack. astruction PC+1 dr PDF	conditionall crements o The indica at this add	√ y calls a s nce to obt ated addre ress.	subroutine ain the add ess is then	located a ress of th loaded.
Description Operation Affected flag(s)	Subroutin The instru- program of this onto $+$ with the in Stack \leftarrow I PC \leftarrow add TO — Clear data	e call uction unc counter ind the stack. Instruction PC+1 dr PDF 	conditionall crements o The indica at this add	y calls a s nce to obt ated addre ress. Z	subroutine ain the add ess is then	located a ress of th loaded.
Description Operation Affected flag(s)	Subroutin The instru- program of this onto $+$ with the in Stack \leftarrow I PC \leftarrow add TO — Clear data	e call uction unc counter ind the stack. astruction PC+1 dr PDF PDF a memory ents of the	conditionall crements o The indica at this add	y calls a s nce to obt ated addre ress. Z	subroutine ain the add ess is then AC	located a ress of th loaded.
Description Operation Affected flag(s) CLR [m] Description	Subroutin The instru program of this onto f with the in Stack ← I PC ← add TO 	e call uction unc counter ind the stack. astruction PC+1 dr PDF PDF a memory ents of the	conditionall crements o The indica at this add	y calls a s nce to obt ated addre ress. Z	subroutine ain the add ess is then AC	located a ress of th loaded.
Description Operation Affected flag(s) CLR [m] Description Operation	Subroutin The instru program of this onto f with the in Stack ← I PC ← add TO 	e call uction unc counter ind the stack. astruction PC+1 dr PDF PDF a memory ents of the	conditionall crements o The indica at this add	y calls a s nce to obt ated addre ress. Z	subroutine ain the add ess is then AC	located a ress of th loaded.





Description The bit i of the specified data memory is cleared to 0. Operation $[m], i \leftarrow 0$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{$	CLR [m].i	Clear bit c	of data me	emory			
Affected flag(s) \overrightarrow{TO} PDF OV Z AC C $ -$ CLR WDT Clear Watchdog Timer Description The WDT is cleared (clears the WDT). The power down bit (Picleared. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 AC C Affected flag(s) \overrightarrow{TO} PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) To PDF OV Z AC C 0 0 - - - - - - C 0 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - <td< td=""><td>Description</td><td>The bit i o</td><td>f the spec</td><td>cified data ı</td><td>memory is</td><td>cleared to</td><td>o 0.</td></td<>	Description	The bit i o	f the spec	cified data ı	memory is	cleared to	o 0.
TO PDF OV Z AC C - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	Operation	[m].i ← 0					
Image: Clar WDT Clear Watchdog Timer Description The WDT is cleared (clears the WDT). The power down bit (Picleared. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0. Affected flag(s) Image: Total end of the specified data memory Description Total end of the specified data memory CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF of the specified flag(s) Image: Total end total end of the specified data memory Description Total end total end to the total end of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vec Operation Image: Total end to the total end of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vec Operation Image: Total end total end total end of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vec Operation Image: Total end total end total end end total end end total end of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vec Operation Image: Total end total end end end end end total end total end end end end end end end end end e	Affected flag(s)						
DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) TO PDF OV Z AC C 00 $$ $$ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACCLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDF OV Z CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-veOperation[m] \leftarrow [m]Affected flag(s) TO PDF OV Z Z C C OPF OV Z AC C O^{+} T T DPF <		то	PDF	OV	Z	AC	С
DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) $TO PDF OV Z AC C 0 0 - - - - - - - -$				_	_		
cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) $TO PDF OV Z AC C 0 0 - - - - - - - -$	CLR WDT	Clear Wat	chdog Tir	ner			
PDF and TO $\leftarrow 0$ Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just see plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H*PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOtherOperationTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction dup to $\sim 0^+$ Operatio	Description		is cleared	l (clears the	e WDT). Th	ne power d	lown bit (F
TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO are of this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CPL [m]Complement data memoryEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation[m] \leftarrow [m]Affected flag(s)	Operation						
0 0 0 0 CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C 0* 0* - - - - - - CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C 0* 0* - - - - - - - Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C 0* 0* - - - </td <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Affected flag(s)						
CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* AG Affected flag(s) TO PDF and TO \leftarrow 0* AC Clar WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* AG Affected flag(s) TO PDF OV Z AC C O* 0* - - - - - - - Operation Each bit of the specified		ТО	PDF	OV	Z	AC	С
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerPDE and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC0*0*CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice Operation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC		0	0	_	—		
of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDDOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO 0^* AC $-$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDDOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO 0^* Z $ AC$ $-$ CPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation(m) $\leftarrow [m]$ TO PDF OV Z AC C	CLR WDT1	Preclear V	Vatchdog	Timer			
PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerPreclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCCPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)TOPDFOVZACCOperation[m] $\leftarrow [m]$ Affected flag(s)TOPDFOVZACC	Description	of this inst	ruction wi	thout the of	her precle	arinstruct	ion just se
TOPDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCCPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC	Operation						
0^* 0^*	Affected flag(s)	[
CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z Affected flag(s) CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s) TO PDF OV Z AC C Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C		ТО	PDF	OV	Z	AC	С
DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI OperationOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO TO PDF OV Z AC C 0^* 0^* $ CPL$ [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation $(m] \leftarrow (m)$ TO PDF OV Z AC C C OPF OV Z AC C CPL CPL CPL C CPL		0*	0*	_	—		
of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperation $WDT \leftarrow 00H^*$ PDF and $TO \leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C 0^* 0^* $$ $$ $$ CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation $[m] \leftarrow [m]$ Affected flag(s) TO PDF OV Z AC C	CLR WDT2	Preclear V	Vatchdog	Timer			
PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C 0* 0* - - - - CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] $\leftarrow [\overline{m}]$ Affected flag(s) TO PDF OV Z AC C	Description	of this ins	truction w	ithout the o	other prec	lear instru	ction, sets
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Operation						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Affected flag(s)						
CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-veryOperation $[m] \leftarrow [\overline{m}]$ Affected flag(s)TOTOPDFOVZACC		то	PDF	OV	Z	AC	С
DescriptionEach bit of the specified data memory is logically complem which previously contained a 1 are changed to 0 and vice-vOperation $[m] \leftarrow [\overline{m}]$ Affected flag(s)TOTOPDFOVZACC		0*	0*	_	—		
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	CPL [m]	Complem	ent data r	nemory			
Affected flag(s)	Description						
TO PDF OV Z AC C	Operation	$[m] \leftarrow [\overline{m}]$					
	Affected flag(s)						
		то	PDF	OV	Z	AC	С
		_		_	V		

HOLTEK	Preliminary	HT48E0
CPLA [m]	Complement data memory and place result in the accumulator	
Description	Each bit of the specified data memory is logically complemented (1' which previously contained a 1 are changed to 0 and vice-versa. The c is stored in the accumulator and the contents of the data memory rer	complemented resu
Operation	$ACC \leftarrow [\overline{m}]$	
Affected flag(s)		
	TO PDF OV Z AC C	
DAA [m]	Decimal-Adjust accumulator for addition	
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) lator is divided into two nibbles. Each nibble is adjusted to the BCD of carry (AC1) will be done if the low nibble of the accumulator is greater justment is done by adding 6 to the original value if the original value i carry (AC or C) is set; otherwise the original value remains unchanged in the data memory and only the carry flag (C) may be affected.	code and an interna than 9. The BCD ac is greater than 9 or
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1	
	else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	
Affected flag(s)	else [m].7~[m].4 ← ACC.7~ACC.4+AC1,C=C	
Affected flag(s)	else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	
Affected flag(s)		
	TO PDF OV Z AC C	
DEC [m]	TO PDF OV Z AC C — — — — √	
DEC [m] Description	TO PDF OV Z AC C — — — — √	
DEC [m] Description Operation	TO PDF OV Z AC C — — — — √ Decrement data memory Data in the specified data memory is decremented by 1.	
DEC [m] Description Operation	TO PDF OV Z AC C — — — — √ Decrement data memory Data in the specified data memory is decremented by 1.	
DEC [m] Description Operation	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
DEC [m] Description Operation Affected flag(s)	TOPDFOVZACC———— \checkmark Decrement data memoryData in the specified data memory is decremented by 1.[m] \leftarrow [m]-1TOPDFOVZACC	
DEC [m] Description Operation Affected flag(s) DECA [m]	TOPDFOVZACC \checkmark Decrement data memoryData in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ TOPDFOVZACC \checkmark	sult in the accumula
DEC [m] Description Operation Affected flag(s) DECA [m] Description	TOPDFOVZACC	sult in the accumula
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	TOPDFOVZACC \checkmark Decrement data memoryData in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ TOPDFOVZACC \checkmark Decrement data memory and place result in the accumulatorData in the specified data memory is decremented by 1, leaving the rest tor. The contents of the data memory remain unchanged.	sult in the accumula
Affected flag(s) DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation Affected flag(s)	TOPDFOVZACC \checkmark Decrement data memoryData in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ TOPDFOVZACC \checkmark Decrement data memory and place result in the accumulatorData in the specified data memory is decremented by 1, leaving the rest tor. The contents of the data memory remain unchanged.	sult in the accumula



HALT	Enter pow	/er down i	node					
Description	the RAM a	and registe		ained. The	WDT and	prescaler a	stem clock. Th re cleared. Th	
Operation	$PC \leftarrow PC$ $PDF \leftarrow 1$ $TO \leftarrow 0$	+1						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	0	1		_	_	_		
INC [m]	Incremen	t data mer	nory					
Description	Data in th	e specifie	d data mei	mory is inc	remented	by 1		
Operation	[m] ← [m]	+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			_	\checkmark				
INCA [m]	Incremen	t data mer	mory and p	lace resul	t in the ac	cumulator		
Description			d data men the data n				g the result in t	he ac
Operation	$ACC \gets [r$	n]+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
				\checkmark				
JMP addr	Directly ju	mp						
Description			er are repla this destir		he directly	-specified a	ddress uncon	ditio
Operation	PC ←add							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_					_		
MOV A,[m]	Move data	a memory	to the acc	umulator				
Description	The conte	ents of the	specified	data mem	ory are co	pied to the	accumulator.	
Operation	$ACC \gets [r$	n]						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_				-]		
			-		-			





		nediate da				
Description	The 8-bit	data speci	fied by the	e code is l	oaded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
MOV [m],A	Move the	accumula	tor to data	memory		
Description	The conte memories		accumulat	tor are cop	pied to the	specified
Operation	[m] ←AC0	C				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	_		
NOP	No operat	ion				
Description	No operat	ion is perf	ormed. Ex	ecution c	ontinues w	vith the n
Operation	$PC \gets PC$	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				_		
		P accumu	lator with	data mom		
OR A,[m]	Logical O Data in th				•	emory (o
OR A,[m] Description	Data in th	e accumu	lator and t	he specifi	ory ed data m ie result is	
	Data in th	e accumu wise logica	lator and t al_OR ope	he specifi	ed data m	
Description	Data in th form a bit	e accumu wise logica	lator and t al_OR ope	he specifi	ed data m	
Description	Data in th form a bit	e accumu wise logica	lator and t al_OR ope	he specifi	ed data m	
Description	Data in th form a bit ACC \leftarrow A	e accumu wise logica CC ″OR″	lator and t al_OR ope [m]	he specifi eration. Th	ed data m le result is	stored in
Description Operation Affected flag(s)	Data in th form a bit ACC ← A	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV	he specifi eration. Th Z √	AC	stored in
Description Operation Affected flag(s) OR A,x	Data in th form a bitt ACC ← A TO Logical O	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV 	he specifi eration. Th Z √ the accur	AC	C
Description Operation Affected flag(s)	Data in th form a bitt ACC ← A TO Logical O Data in th	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV 	the specifi Pration. Th Z √ the accur the specif	AC	C
Description Operation Affected flag(s) OR A,x	Data in th form a bitt ACC ← A TO Logical O Data in th	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc	the specifi Pration. Th Z √ the accur the specif	AC	C
Description Operation Affected flag(s) OR A,x Description	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc	the specifi Pration. Th Z √ the accur the specif	AC	C
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc	the specifi Pration. Th Z √ the accur the specif	AC	C
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$	e accumul wise logica CC "OR" PDF R immedia e accumu t is stored CC "OR" :	lator and t al_OR ope [m] OV ate data to lator and in the acc x	he specifi eration. Th Z √ the accur the specif umulator.	AC AC Mulator ied data p	C C erform a
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" : PDF —	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV	the specifi Z $$ the accur the specifi umulator. Z $$	AC AC AC AC AC AC AC AC AC	C C erform a
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO TO Logical O	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV OV	the accur the accur the accur the specifier Z 	AC A	c C erform a C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO TO Logical O Data in th	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV emory with emory (or	the accur the accur the accur the specifi umulator. Z the accur the accur	AC AC AC AC AC AC AC AC AC	c C C C C C C C C C C C C C C C C C C C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO TO Logical O Data in th	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z the accur the accur	AC AC AC Mulator ied data p AC AC Mulator data mem	c C C C C C C C C C C C C C C C C C C C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z the accur the accur	AC AC AC Mulator ied data p AC AC Mulator data mem	c C C C C C C C C C C C C C C C C C C C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	e accumul wise logica CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to lator and in the acc x OV emory with emory (or operation.	the accur the accur the accur the specifi umulator. Z the accur the accur	AC AC AC Mulator ied data p AC AC Mulator data mem	c C C C C C C C C C C C C C C C C C C C





RET	Return fro	m subrou	tine			
Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2-
Operation	$PC \leftarrow Sta$	ck				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	_	_	_	_
RET A,x	Return an	d place in	nmediate d	lata in the	accumula	tor
Description	The progr fied 8-bit i		er is restore data.	ed from the	stack and	l the accur
Operation	$PC \leftarrow Sta$					
	$ACC \leftarrow x$					
Affected flag(s)	ТО		0)/	7	10	
	то	PDF	OV	Z	AC	С
RETI	Return fro	m interrup	ot			
Description			er is restor enable ma			
Operation	$PC \leftarrow Sta$ $EMI \leftarrow 1$	ck				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			1			
RL [m]	Rotate da					
Description			specified d			
Operation	[m].(i+1) ∢ [m].0 ← [r		ı].i:bit i of t	he data m	emory (i=0)~6)
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	—	_	_	_
RLA [m]	Rotate da	ta memor	y left and p	blace resul	t in the ac	cumulator
Description			l data men			
		•	accumula	•		
Operation	ACC.(i+1) ACC.0 ←		m].i:bit i of	the data r	memory (i	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		_			
	L			1	1	

HOLTEK	5		Prel	imina	ary		HT48E
RLC [m]	Rotate dat	ta memor	y left throug	gh carry			
Description							are rotated 1 bit left. Bit 7 it 0 position.
Operation	[m].(i+1) ← [m].0 ← C C ← [m].7].i:bit i of th	ne data me	emory (i=0	~6)	
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	—	_		_	—	\checkmark	
RLCA [m]	Rotate left	through o	carry and p	lace resul	t in the ac	cumulator	
Description	carry bit a	nd the orig	ginal carry f	lag is rota	ted into bit	0 position.	d 1 bit left. Bit 7 replaces t The rotated result is stor in unchanged.
Operation	ACC.(i+1) ACC.0 ← C ← [m].7	С	m].i:bit i of	the data r	nemory (i=	=0~6)	
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	—	_		—	—	\checkmark	
RR [m]	Rotate dat	ta memor	v riaht				
Description				ata memoi	y are rotat	ed 1 bit righ	nt with bit 0 rotated to bit 7
Operation	[m].i ← [m [m].7 ← [n	, -].i:bit i of th	ne data me	emory (i=0	~6)	
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	—	—		—			
RRA [m]	Pototo rig	ht and pla	oo rooult in	the easy	mulator		
Description	-		ce result in 1 data men			iaht with bit	t 0 rotated into bit 7, leavi
Beeenpiion		•		•		-	nemory remain unchange
Operation	ACC.(i) ←	[m].(i+1);	[m].i:bit i c	of the data	memory ((i=0~6)	
	ACC.7 ←	[m].0					
Affected flag(s)	то		0.1	7		0	
	то	PDF	OV	Z	AC	С	
				_	_	—	
RRC [m]	Rotate dat	ta memor	y right thro	ugh carry			
Description							g are together rotated 1
Quantin	-			-		-	ted into the bit 7 position
Operation	[m].i ← [m [m].7 ← C	, -	.].i:bit i of th	ie data me	emory (i=0	~6)	
	C ← [m].0						
Affected flag(s)	C ← [m].0						
Affected flag(s)	C ← [m].0 	PDF	OV	Z	AC	С	

HOLTEK			Prel	Imina	ary		HT48E
RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	ccumulator	
Description	the carry b	oit and the	original ca	rry flag is ı	otated into	o the bit 7 po	ed 1 bit right. Bit 0 replac sition. The rotated result main unchanged.
Operation	ACC.i ← ACC.7 ← C ← [m].0		n].i:bit i of	the data r	nemory (i=	=0~6)	
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
SBC A,[m]	Subtract of	lata memo	ry and car	ry from th	e accumu	ator	
Description	The conte	nts of the	specified d	ata memo	ory and the		nt of the carry flag are su ator.
Operation		CC+[m]+C		0			
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
SBCM A,[m]	Subtraction	lata memo	ry and car	ny from th	e accumu	ator	
Description			-	•			nt of the carry flag are su
2000.1910.11			•		•	the data me	
Operation	$[m] \gets AC$	C+[m]+C					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_	\checkmark		\checkmark	\checkmark	
SDZ [m]	Skip if deo	crement da	ata memor	y is 0			
Description	instructior instructior	ı is skipped	d. If the res , is discarc	ult is 0, th led and a (e following dummy cy	g instruction, cle is replace	1. If the result is 0, the ne fetched during the curre ed to get the proper instru- cycle).
	tion (2 cyc			eed with t		struction (1)	
Operation]–1)=0, [m				Struction (1)	
]–1)=0, [m					
•]–1)=0, [m PDF			AC	C	
•	Skip if ([m] ← ([m]–1)			
Affected flag(s)	Skip if ([m] ← ([m]–1 OV) 	AC	C	
Affected flag(s)	Skip if ([m TO — Decremen The conte instruction unchange execution	PDF — Int data men nts of the s n is skipped d. If the res] ← ([m]–1 OV 	Z Dlace resu ata memor It is storec e following dummy cy	AC — It in ACC, y are decr in the acc instructio cle is repla	C skip if 0 remented by sumulator bu n, fetched du aced to get th	1. If the result is 0, the ne t the data memory remai uring the current instructi ne proper instruction (2 c
Affected flag(s) SDZA [m] Description	Skip if ([m TO Decremer The conte instructior unchange execution cles). Oth	PDF — nt data men nts of the s n is skipped d. If the res , is discard] ← ([m]–1 OV — mory and p pecified da d. The resu sult is 0, the reed and a c ceed with	Z Dace resu ata memor It is stored e following dummy cy the next ir	AC — It in ACC, y are decr in the acc instructio cle is repla	C skip if 0 remented by sumulator bu n, fetched du aced to get th	t the data memory remai uring the current instructi
Affected flag(s) SDZA [m] Description Operation	Skip if ([m TO Decremer The conte instructior unchange execution cles). Oth	PDF] ← ([m]–1 OV — mory and p pecified da d. The resu sult is 0, the reed and a c ceed with	Z Dace resu ata memor It is stored e following dummy cy the next ir	AC — It in ACC, y are decr in the acc instructio cle is repla	C skip if 0 remented by sumulator bu n, fetched du aced to get th	t the data memory remai uring the current instructi
Operation Affected flag(s) SDZA [m] Description Operation Affected flag(s)	Skip if ([m TO Decremer The conte instructior unchange execution cles). Oth	PDF] ← ([m]–1 OV — mory and p pecified da d. The resu sult is 0, the reed and a c ceed with	Z Dace resu ata memor It is stored e following dummy cy the next ir	AC — It in ACC, y are decr in the acc instructio cle is repla	C skip if 0 remented by sumulator bu n, fetched du aced to get th	t the data memory remai uring the current instructi





SET [m]	Set data m	emory					
Description	Each bit of	-	fied data r	nemorv is	set to 1.		
Operation	[m] ← FFH			, -			
Affected flag(s)	[]						
	то	PDF	OV	Z	AC	С	
	_						
SET [m]. i	Set bit of d	ata memo	ory				
Description	Bit i of the	specified	data mem	ory is set t	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
	_	_	—	_	—	—	
617 [m]	Skip if ipor	omont dat					
SIZ [m] Description	Skip if incre		-		ry are incr	emented b	by 1. If the result is 0, the fol-
Description			•		•		ecution, is discarded and a
			-	et the prope	er instruct	ion (2 cycl	es). Otherwise proceed with
a <i>i i</i>	the next ins						
Operation	Skip if ([m]·	+1)=0, [m] ← ([m]+′	1)			
Affected flag(s)						-	
	то	PDF	OV	Z	AC	С	
		—					
SIZA [m]	Increment	data merr	nory and p	lace result	in ACC, s	skip if 0	
Description							by 1. If the result is 0, the next
							ulator. The data memory re-
		-			-		fetched during the current in- replaced to get the proper
							iction (1 cycle).
Operation	Skip if ([m]·	+1)=0, AC	CC ← ([m]	+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_						
		1		1			1
SNZ [m].i	Skip if bit i		-				
Description		•		•			n is skipped. If bit i of the data current instruction execution,
			-			-	instruction (2 cycles). Other-
	wise proce	ed with th	e next ins	truction (1	cycle).		
Operation	Skip if [m].i	i≠0					
Affected flag(s)	[1
	то	PDF	OV	Z	AC	С	
		_		_	_		





	Subtract of	data memo	ory from th	e accumu	lator		
Description		fied data n ne accumu		subtracted	from the c	ontents of th	e accumulator, lea
Operation	$ACC \leftarrow A$.CC+[m]+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
				\checkmark	\checkmark	\checkmark	
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	lator		
Description		fied data n ne data me		subtracted	from the c	ontents of th	e accumulator, lea
Operation	[m] ← AC	C+[m]+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
					~		
SUB A,x	Subtract i	mmediate	data from	the accur	nulator		
	-						
Description		g the resu				cted from the	contents of the ac
Operation	ACC ← A	-		ournalator	•		
		001211					
Affected flag(s)				_		0	
	ТО	PDF	OV	Z	AC	С	
		l —		\checkmark		./	
				•	N	\checkmark	
SWAP [m]	Swap nib	bles within			v	N	
SWAP [m] Description		bles within	the data r	nemory			norv (1 of the data
SWAP [m] Description	The low-c		the data r iigh-order	nemory			mory (1 of the data
	The low-c ries) are i	order and h nterchange	the data r nigh-order ed.	nemory			nory (1 of the data
Description Operation	The low-c ries) are i	order and h	the data r nigh-order ed.	nemory			nory (1 of the data
Description	The low-c ries) are i	order and h nterchange	the data r nigh-order ed.	nemory			nory (1 of the data
Description Operation	The low-c ries) are i [m].3~[m]	order and h nterchang∉ .0 ↔ [m].7	the data r high-order ed. f~[m].4	nemory nibbles of	the specif	ed data mer	nory (1 of the data
Description Operation	The low-c ries) are i [m].3~[m]	order and h nterchang∉ .0 ↔ [m].7	the data r high-order ed. f~[m].4	nemory nibbles of	the specif	ed data mer	nory (1 of the data
Description Operation	The low-c ries) are i [m].3~[m] TO —	order and h nterchango .0 ↔ [m].7 PDF	the data r nigh-order ed. ~[m].4 OV	nemory nibbles of Z	the specif	ed data mer	nory (1 of the data
Description Operation Affected flag(s) SWAPA [m]	The low-cries) are i [m].3~[m] TO Swap dat	order and h nterchange .0 ↔ [m].7 PDF a memory	the data r nigh-order ed. ~[m].4 OV and place	nemory nibbles of Z 	AC	C	
Description Operation Affected flag(s)	The low-cries) are i [m].3~[m] TO 	rder and h nterchange .0 ↔ [m].7 PDF a memory rder and h	the data r nigh-order ed. ~[m].4 OV and place igh-order r	nemory nibbles of Z 	AC	C C ulator ed data mem	nory (1 of the data ory are interchang nory remain uncha
Description Operation Affected flag(s) SWAPA [m]	The low-cries) are i [m].3~[m] TO 	rder and h nterchange .0 ↔ [m].7 PDF a memory rder and h	the data r nigh-order ed. ~[m].4 OV and place igh-order r accumulat	nemory nibbles of Z 	AC	C C ulator ed data mem	ory are interchang
Description Operation Affected flag(s) SWAPA [m] Description	The low-cries) are i [m].3~[m] TO Swap dat The low-cr ing the re ACC.3~A	order and h nterchange .0 ↔ [m].7 PDF a memory order and h sult to the	the data r nigh-order ed. ~[m].4 OV and place igh-order r accumulat n].7~[m].4	nemory nibbles of Z 	AC	C C ulator ed data mem	ory are interchang
Description Operation Affected flag(s) SWAPA [m] Description	The low-cries) are i [m].3~[m] TO Swap dat The low-cr ing the re ACC.3~A	order and h nterchange .0 ↔ [m].7 PDF a memory order and h sult to the CC.0 ← [n]	the data r nigh-order ed. ~[m].4 OV and place igh-order r accumulat n].7~[m].4	nemory nibbles of Z 	AC	C C ulator ed data mem	ory are interchang
Description Operation Affected flag(s) SWAPA [m] Description Operation	The low-cries) are i [m].3~[m] TO Swap dat The low-cr ing the re ACC.3~A	order and h nterchange .0 ↔ [m].7 PDF a memory order and h sult to the CC.0 ← [n]	the data r nigh-order ed. ~[m].4 OV and place igh-order r accumulat n].7~[m].4	nemory nibbles of Z 	AC	C C ulator ed data mem	ory are interchang
Description Operation Affected flag(s) SWAPA [m] Description Operation	The low-cries) are i [m].3~[m] TO 	order and h nterchange .0 ↔ [m].7 PDF a memory order and h sult to the CC.0 ← [n CC.4 ← [n	the data r nigh-order ed. ~[m].4 OV and place igh-order r accumulat n].7~[m].4 n].3~[m].0	nemory nibbles of Z 	AC AC he accumu the specific ontents of t	C L Llator ed data mem he data mer	ory are interchang



SZ [m] Skip if data memory is 0 Description If the contents of the specified data memory are 0, the foll
the current instruction execution, is discarded and a dur
proper instruction (2 cycles). Otherwise proceed with the
Operation Skip if [m]=0
Affected flag(s)
TO PDF OV Z AC C
SZA [m] Move data memory to ACC, skip if 0
Description The contents of the specified data memory are copied to t
0, the following instruction, fetched during the current in: and a dummy cycle is replaced to get the proper instruction with the part instruction (1 cycle)
with the next instruction (1 cycle). Operation Skip if [m]=0
Affected flag(s)
TO PDF OV Z AC C
SZ [m].i Skip if bit i of the data memory is 0
Description If bit i of the specified data memory is 0, the following instru
instruction execution, is discarded and a dummy cycle is r
tion (2 cycles). Otherwise proceed with the next instruction
Operation Skip if [m].i=0
Affected flag(s)
TO PDF OV Z AC C
TABRDC [m] Move the ROM code (current page) to TBLH and data m
Description The low byte of ROM code (current page) addressed by the
to the specified data memory and the high byte transferr
Operation [m] ← ROM code (low byte)
$TBLH \gets ROM \text{ code (high byte)}$
Affected flag(s)
TO PDF OV Z AC C
TABRDL [m] Move the ROM code (last page) to TBLH and data memory
Description The low byte of ROM code (last page) addressed by the
the data memory and the high byte transferred to TBLH
the data memory and the high byte transferred to TBLH Operation [m] ← ROM code (low byte)
the data memory and the high byte transferred to TBLHOperation $[m] \leftarrow ROM$ code (low byte)TBLH \leftarrow ROM code (high byte)
the data memory and the high byte transferred to TBLH Operation [m] ← ROM code (low byte)
Operation $[m] \leftarrow ROM code (low byte)$ TBLH $\leftarrow ROM code (high byte)$





XOR A,[m]	Logical X	OR accum	ulator with	n data men	nory	
Description				he indicate sult is store		
Operation	$ACC \gets A$	CC "XOR	" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_		\checkmark	_	_
VODIAL						
XORM A,[m]	Logical X	JR data n	nemory wit	h the accu	mulator	
Description				mory and it is stored it		•
Operation	$[m] \gets AC$	C "XOR"	[m]			
Affected flag(s)						
			OV	Z	AC	-
	ТО	PDF	01	2	AC	С
	- 10			√	AC	С
XOR A,x			_	,		
XOR A,x Description	Logical X0	— DR immec e accumul	diate data t	\checkmark	 mulator I data perf	
-	Logical X0	OR immeo e accumul he result i	diate data t ator and th s stored in	√ to the accu	 mulator I data perf	
Description	Logical X Data in the eration. T	OR immeo e accumul he result i	diate data t ator and th s stored in	√ to the accu	 mulator I data perf	
Description	Logical X Data in the eration. T	OR immeo e accumul he result i	diate data t ator and th s stored in	√ to the accu	 mulator I data perf	


Rev. 0.00

January 12, 2004



Package Information

16-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
A	228	—	244	
В	150		157	
С	8		12	
C'	189		197	
D	54		60	
E	_	25	_	
F	4		10	
G	22		28	
н	7		10	
α	0°		8°	




18-pin DIP (300mil) Outline Dimensions



Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	895	—	915
В	240		260
С	125		135
D	125		145
E	16		20
F	50		70
G	_	100	
н	295		315
I	335		375
α	0°		15°



18-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	394	—	419
В	290	—	300
С	14	_	20
C'	447	_	460
D	92	_	104
E	_	50	_
F	4		_
G	32		38
Н	4		12
α	0°		10°



Product Tape and Reel Specifications

Reel Dimensions



SSOP 16S


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8+0.3 0.2
T2	Reel Thickness	18.2±0.2

SOP 18W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SSOP 16S

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0+0.3 _0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
B0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3

SOP 18W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 0.1
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	12.0±0.1
K0	Cavity Depth	2.8±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc. 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.